

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/747,946	12/31/2003	Joon Bum Shim	040008-0305451	6221	
909 7	7590 10/26/2005		EXAMINER		
PILLSBURY	WINTHROP SHAW	NGUYEN,	NGUYEN, THANH T		
P.O. BOX 105	00				
MCLEAN, VA	A 22102	ART UNIT	PAPER NUMBER		
,			2813		
			DATE MAILED: 10/26/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

· · · · · · · · · · · · · · · · · · ·		Application No		Applicant(s)				
			•		600			
Office Action Summary		10/747,946		SHIM ET AL.	(VVV			
0,,,,	o Addon Gummary	Examiner		Art Unit				
The 844	ILING DATE of this communicati	Thanh T. Nguye		2813				
Period for Reply	ILING DATE OF this communicati	on appears on the cove	n sheet with the Ct	rrespondence add	ress			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status				•				
2a)⊠ This acti 3)⊡ Since th	sive to communication(s) filed or ion is FINAL . 2b)[is application is in condition for a n accordance with the practice u	This action is non-fir	ormal matters, pros		merits is			
Disposition of Cl	aims	•						
4a) Of th 5) ☐ Claim(s) 6) ☑ Claim(s) 7) ☐ Claim(s) 8) ☐ Claim(s) Application Pape 9) ☐ The spec	cification is objected to by the Ex	and/or election require	ement.	iyaminer				
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35	U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
2) Notice of Drafts	ences Cited (PTO-892) person's Patent Drawing Review (PTO-10) closure Statement(s) (PTO-1449 or PTC il Date	948) 0/SB/08) 5) [Interview Summary of Paper No(s)/Mail Da Notice of Informal Pa Other:	(PTO-413) te atent Application (PTO-	-152)			

Application/Control Number: 10/747,946

Art Unit: 2813

DETAILED ACTION

Response to Arguments

Applicant's arguments with respect to claims 1-4, 6 and 8-22 have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-4, 6 and 8-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsai et al. (U.S. Patent No. 6,878,646) in view of Mori (U.S. Patent No. 2004/0038436), Aminpur et al. (U.S. Patent No. 6,482,726), Wolf "silicon processing for the VLSI ERA" vol. 2, page 194, pages 542-551, and Bergman (U.S. Patent No. 5332445).

Referring to figures 2a-2g, Tsai teaches a method of fabricating a submicron semiconductor device comprising:

Forming an oxide layer (100) on a substrate (80);

Forming a polysilicon layer (110) on the oxide layer;

Forming a hardmask (120) on the polysilicon layer;

Application/Control Number: 10/747,946

Art Unit: 2813

Depositing a photoresist (140) on the hardmask and patterning the photoresist by using a mask (see figure 1B);

Etching the hard mask (120) by plasma etching (see figure 1D, col. 5, lines 21-30) to form a thin hard mask pattern by using the photoresist pattern as an etching mask so that the hard mask pattern can have a narrower width than that of the photoresist pattern (see figure 1D);

Etching the polysilicon layer (110) by using the hard mask pattern (120) as an etching mask to form a gate electrode in the polysilicon layer having a desired critical dimension smaller than a corresponding critical dimension in the hard mask (see figures 1F-1G); and

Wherein the hard mask (120) has a thickness of about 150-400 A° (see col. 4, lines 41-45).

Regarding to claims 2, 14, depositing an ARC (130) the hard mask (120) so as to lower reflectivity (figure 1A).

Regarding to claim 3, the ARC is of organic or inorganic material (see col. 4, lines 45-48).

Regarding to claim 11, etching is performed through plasma etching (see col. 6, lines 16-28, dry etching is plasma etch).

Regarding to claims 15, 17, wet etching to remove the hard mask pattern is performed at the temperature of 50-130 (see col. 6, lines 30-67, col. 7, lines 35-56).

However, Tsai et al. does not teach etching a polymer formed as a residual product resulting from etching the polysilicon layer by using HF solution, depositing oxide layer by using SiH₄ oxide in PECVD process, pattern the photoresist by using KrF laser as a light source, plasma etching performed using Cl₂/HBr, Cl₂/O₂ or HBr/O₂ as an etching gas, removing the

hardmask layer by wet etching using HF gas and nitrogen gas, plasma etching uses SF₆ gas the etching rate, the percentage of HF, the temperature, etching selectivity, and the thickness or the hardmask layer.

Mori et al. teaches forming oxide (204), forming a polysilicon (203) on the oxide, forming a hardmask layer (208) on the polysilicon, forming an ARC layer (202), forming a photoresist pattern (201) on the ARC layer (see figure 2a) by using KrF laser as a light source (see paragraphs# 8, 14, 71), etching the hard mask layer by using plasma etch (see paragraph# 49, etching the polysilicon layer by using plasma etch using Cl₂/SF₆/O₂ (see paragraphs# 50-52), etching a polymer formed as a residual product resulting from etching the polysilicon layer by using HF solution (see paragraphs# 54). Noted that since the cleaning solution by using HF, it would inherent it would remove any polymers contaminant.

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would etching the polysilicon layer by using plasma etch using Cl₂/SF₆/O₂, remove a polymer formed as a residual product resulting from etching the polysilicon layer by using HF solution, pattern the photoresist by using KrF laser as a light source in process of Tsai et al. to form a gate structure as taught by Mori et al. because the process would remove undesired residual on the gate to form a gate structure a desire a gate structure with low cost.

Aminpur et al. teaches forming a hardmask layer (650/740, silicon oxide) by using PECVD (see claims 1, 8), patterning the hardmask layer by isotropic etching or anisotropic etching using wet etching or plasma etching technique (see col. 7, lines 9-16, figures 6-7).

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would form hardmask layer by using PECVD, patterning the hardmask layer by isotropic etching or anisotropic etching using wet etching or plasma etching technique in process of Tsai et al. as taught by Aminpur et al. because forming the hardmask layer by PECVD process is known in the art to provide a good step coverage, patterning the layer by using isotropic etching or anisotropic etching using wet etching or plasma etching is known in the art to form a semiconductor devices with a critical dimension.

Wolf teaches forming the oxide layer by using silane (SiH₄ gas) and O_2 to form a silane-oxide layer by PECVD method (see table 4, page 194 of Wolf) and etching the oxide hardmask layer by using plasma SF₆ (see pages 542-551, table 2).

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would from the silane-oxide layer by PECVD, etching the oxide hardmask layer by using plasma SF₆ in process of Tsai et al. as taught by Wolf because forming the PECVD oxide layer by using silane gas is known in the art to provide a good step coverage, etching the oxide hardmask layer by using plasma SF₆ to provide high selectivity.

Bergman teaches etching the hardmask (oxide/nitride) layer by using HF and nitrogen gas (see col. 3, lines 41+, and col. 6, lines 15+).

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would etch the hardmask (oxide/nitride) layer by using HF and nitrogen gas in process of Tsai et al. as taught by Bergman because the process would provide high speed etching of good uniformity and superior particle count performance.

Art Unit: 2813

The etching rate, the percentage of HF, the temperature, etching selectivity, and the thickness of the hardmask layer range of claims 6, 12, 15-18 are considered to involve routine optimization while has been held to be within the level of ordinary skill in the art. As noted in In re Aller, the selection of reaction parameters such as temperature and concentration would have been obvious:

Normally, it is to be expected that a change in temperature, or in concentration, or in both, would be an unpatentable modification. Under some circumstances, however, changes such as these may impart patentability to a process if the particular ranges claimed produce a new and unexpected result which is different in kind and not merely degree from the results of the prior art...such ranges are termed □critical ranges and the applicant has the burden of proving such criticality.... More particularly, where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation. □

In re Aller 105 USPQ233, 255 (CCPA 1955). See also In re Waite 77 USPQ 586 (CCPA 1948); In re Scherl 70 USPQ 204 (CCPA 1946); In re Irmscher 66 USPQ 314 (CCPA 1945); In re Norman 66 USPQ 308 (CCPA 1945); In re Swenson 56 USPQ 372 (CCPA 1942); In re Sola 25 USPQ 433 (CCPA 1935); In re Dreyfus 24 USPQ 52 (CCPA 1934).

Therefore, one of ordinary skill in the requisite art at the time the invention was made would have used any etching rate, the percentage of HF, the temperature, etching selectivity, and the thickness range suitable to the method in process of Tsai et al. because the process would provide a desirable gate with high etching selectivity and low cost.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2813

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Nguyen whose telephone number is (571) 272-1695, or by Email via address Thanh.Nguyen@uspto.gov. The examiner can normally be reached on Monday-Thursday from 6:00AM to 3:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr., can be reached on (571) 272-1702. The fax phone number for this Group is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956 (See MPEP 203.08).

Thanh Nguyen
Patent Examiner
Patent Examining Group 2800

TTN